In this paper, we provide new yield-aware mask strategies to mitigate emerging variability and defectivity challenges.
INTRODUCTION
Photomask cost is a highly critical issue in manufacturing. Semiconductor manufacturers have long sought cost-effective photomask strategies. Multiple copies of a single layer of one project (IC) are patterned in a full-size mask blank to obtain a single-layer reticle (SLR), used in most high-volume products. In a multi-project reticle, the same layer of several different projects (ICs) is implemented on a single reticle; this allows sharing of mask costs between individual project owners. Beyond a "single-layer-per-reticle" strategy, multi-layer and multi-product strategies is also implemented on a single reticle, 4 and an algorithm to enable the layer placement and quality check procedure according to a parameterized cost function is proposed. 5 In addition, reticle size and number of dies per reticle are other knobs that can be tweaked by manufacturers or designers.
In IC manufacturing, the maximum possible reticle size is traditionally used; this is commonly believed to maximize litho tool throughput and minimize manufacturing cost. However, as reticle size increases, the mask cost (write, inspection, defect disposition, repair, etc.) also increases. For high-volume products, mask cost can be disregarded, but for smallvolume products -in light of shuttle-based prototyping, design revisions and respins, market competition, and other reasons -mask cost can significantly impact overall cost per die. Mask writing cost, lithography cost, and mask yield all vary with reticle size. Also, due to the loss of spatial variation correlation with distance, larger reticles can result in larger CD variation in silicon resulting in parametric yield loss which potentially increases manufacturing cost, even for high-volume products. Hence, a new cost model is required to comprehend reticle-size-dependent cost changes.
Besides the issue of variability, defectivity (notably, mask blank defects in extreme ultraviolet lithography (EUVL)) looms as a critical issue for mask generation and product yield. EUVL uses reflective masks instead of the traditional optical transmission masks. EUVL mask blanks contain a stack of 40 to 50 Mo-Si alternating layers, to maximize reflection at 13.5nm wavelength. Each of these layers requires a discrete processing step, hence defects at each layer can be accumulated. 6 Defects in multi-layer EUVL blanks are difficult to repair, and manifest as distortions of image placement. An EUVL buried mask defect is known to cause critical dimension (CD) change. Such CD changes may not cause catastrophic defects in the IC product, but can cause parametric yield loss through timing failures. Since EUVL mask blank defects are not anticipated to be completely clear, a new reticle floorplan method is required to deal with defective mask blanks. Burns et al. 6 propose mask pattern translation and rotation in a mask blank, to avoid defects from being placed on critical mask patterns. Freedom in reticle floorplanning also depends on reticle size.
In this paper, we compare the manufacturing cost and yield of various reticle strategies considering parametric yield changes from field size and mask defectivity. The remainder of this paper is organized as follows. Section 2 presents various reticle strategies to be discussed throughout this paper, and Section 3 discusses a manufacturing cost model considering mask and lithography costs, and yield. Section 4 analyzes defect-aware parametric yield for EUVL, again with various reticle strategies. Finally, Section 5 gives our conclusions.
RETICLE STRATEGIES
In this section, we describe various reticle strategy assumptions that underlying our cost comparison. A reticle contains one or more dies, and all dies in a reticle are printed at the same time. We study the following strategies.
• Single-layer reticle on large field (SLR-L): traditional mask strategy. A reticle contains one processing layer for many copies of a die as shown in Figure 1 (a) • Single-layer reticle on small field (SLR-S): a reticle contains one processing layer for one or small number of dies as shown in Figure 1(b) . Lithography throughput may be reduced, but mask cost can be reduced.
• Multi-layer reticle on large field (MLR): a reticle contains multiple layers (e.g., M1, M2, etc.) of a design as shown in Figure 1 (c). When printing one layer, the other region (i.e., other layers) of the reticle is blocked. The number of reticles for a design can be reduced. 
COST MODEL
SEMATECH has for many years provided guidance on mask costs and their potential effects on product cost. The 1996 SEMATECH included actual manufacturing process steps. A 2000 revision added mask processing time to the cost model. In 2001, the mask cost of ownership (CoO) model was revised to reflect technology acceleration, i.e., a 2-year cycle of technology improvement, instead of the previously assumed 3-year cycle. Mask set cost is obtained as the sum of costs for all masks in the set; mask set costs are rising due to the increase in individual mask cost as well as an increase in the total number of masks in a mask set. Trybula 3 reviewed the methodology developed at SEMATECH to ensure that projected mask costs reflect the geometries being planned. Grenon 2 observed that the largest mask cost improvement came from higher defect repair yields, and proposed a new mask cost projections considering new mask repair technologies; improvements in focused ion beam (FIB), nano-machining and femtosecond laser repair. Pramanik et al. 11 analyzed cost of reticle strategies based on the SEMATECH cost of ownership model. Although Pramanik et al. propose the cost of mask and lithography with respect to the field size, they mainly focus on the mask generation cost including mask yield and stepper cost, and do not consider the parametric yield variation of silicon dies. Our present work extends that of Pramanik et al. by integrating the impact of field size on CD variation in silicon wafer observed from recent 65nm and 45nm foundry data, and then reevaluating the manufacturing cost of various reticle strategies with the scaled 45nm mask and lithography cost from those of 90nm technology.
Mask Cost Model
90nm mask cost model. 11 Each reticle strategy is differentiated by the number of dies per field. To represent mask cost considering the number of dies per field, we use the following parameters.
• w f : field width in wafer in mm • h f : field height in wafer in mm • M: mask reduction factor (in general, 4)
• n row : number of rows of dies per field • n col : number of columns of dies per field • n m,vc : number of masks for very critical layers (e.g., 193nm)
• n m,c : number of masks for critical layers (e.g., 248nm)
• n m,nc : number of masks for noncritical layers (e.g., I-line)
• n m (= n m,vc + n m,c + n m,nc ): total number of masks
The key contributors to mask costs are time-dependent cost (i.e., mask writing/inspection time) and yield-dependent cost. Mask writing/inspection time is proportional to the mask area and the mask resolution. Mask area is calculated based on how many dies are in a mask. To reflect cost difference due to the mask resolution, scaling factors are used. The writing/inspection times of very critical and critical layers are respectively assumed to be 4× and 2× larger than that of noncritical layers. The combined time-dependent cost is calculated as
where r res is the cost scaling factor for mask resolution, T min is the writing/inspection time for noncritical layers normalized to a unit area, and A is the mask field area calculated as w f · h f .
Mask yield is affected by critical dimension (CD) (Y cd ), image placement error (Y pl ), random defects (Y de f ), and some other uncertainties (Y misc ). The overall yield of a mask layer is calculated as
The baseline mask yields (Y * ) with full-size reticle for 90nm technology are assumed as
, and Y * misc = 90%, with these values obtained from the third-year production yield of a typical 180nm node technology. The cumulative baseline mask yield is 58% from Equation (1) . From the baseline yield values, yields for various reticle sizes are calculated, considering corner protrusion impacts p from different reticle sizes and a yield correction factor b. Corners of a square mask suffer from resist film thickness non-uniformity, which causes CD and image placement errors. Corner protrusion is the extension of a square field beyond the circular "stable region" in a mask, and is proportional to the diagonal of the mask field (i.e., w 2 f + h 2 f ). The yield correction factor b is based on the idea of "bucketing" of yield-loss sources. Pramanik et al. 11 assume that a third of mask CD yield loss is from field size-dependent random variation, and another third from the corner protrusion effect. Each component of mask yield is then calculated from the baseline yield as
where A * , w * f , and p * are the area, mask field width and corner protrusion of the 100×100mm 2 reference mask, respectively. From time-dependent cost and yield-dependent cost, overall mask cost is calculated. Let the calculated cost of very critical, critical and noncritical layers in a mask set be c m,vc , c m,c , and c m,nc , respectively, and the number of masks for corresponding mask layers be n m,vc , n m,c , and n m,nc , respectively. The total mask set cost Cost maskset is calculated as Table 4 of Pramanik et al. 11 The numbers of very critical, critical and non-critical layers for 90nm were assumed as 8, 8 and 12, respectively. Scaled 45nm mask cost. We estimate mask set cost for 45nm technology from the 90nm cost model, based on the following assumptions.
• Mask cost doubles at the introduction year of every technology node. • The number of mask layers for 45nm is 33 predicted in ITRS 2007. 1 • The portion of very critical, critical and non-critical layers is equal (i.e., 11 layers for each).
These assumptions give 45nm mask cost as 4×(0.8) (2011−2003) of 90nm initial mask cost; the factor 4 is from the two technology generations, and the mask cost is continuously reduced by 20% since the 90nm technology introduction year 2003. Table 2 shows the calculated mask set cost for 45nm. We observe that this cost is similar to the 90nm mask set cost; this matches our rough observations of mask cost trends across several recent technology nodes. 
Litho Cost Model
Total manufacturing cost depends on the throughput. A smaller field is expected to cause lower throughput, since it requires a greater number of exposures. We calculate the lithography cost as a function of mask field size.
Parameters that affect lithography cost are number of exposures per wafer n e , cost of a single exposure c e , and number of mask layers n m . The number of exposures is inversely proportional to the mask field size, and is calculated as the total number of dies per wafer divided by the number of dies per field. Then, multiplied by the number of wafers developed n w , the total lithography cost Cost litho is calculated as For 45nm lithography cost, we study three scenarios.
• Scenario 1: constant lithography cost. Cost of an exposure for very critical (c e,vc ), critical (c e,c ) and non-critical (c e,nc ) layers is assumed as $2.5, $1.5 and $0.5, respectively, based on 90nm lithography cost estimation. 11
• Scenario 2: scaling by the lithography tool cost ratio. Lithography tool cost is assumed as $40M, $49M, and $52M, for 45nm, 32nm and 22nm technologies. From curve-fitting of lithography tool cost with respect to technology generation, the 90nm single exposure tool cost is estimated as $29M. Then, scaling 90nm exposure cost by 1.38 (= $40M / $29M) gives $3.45, $2.07 and $0.69 as the 45nm exposure cost for critical, critical and non-critical layers, respectively.
• Scenario 3: doubling at every technology generation. We also study a pessimistic lithography cost scenario to see the impact of high lithography cost on mask strategy. 45nm exposure cost for very critical, critical and non-critical layers is assumed as $13.79, $8.28, and $2.76, respectively.
Parametric Yield Cost
In addition to the mask yield, mask size affects the parametric yield of the manufactured dies. We analyze the across-field variation in two industry data sets with respect to the reticle size.
Our first data set consists of measured ring oscillator delay in a 65nm test chip from Foundry A. There are 14 measurement points regularly placed in a 20×20mm 2 field as shown in Figure 2 (a). The number of measured fields is 36,727. From this data, we calculate delay variation (σ/μ) changing the size of sampling window to account for the impact of small field, as shown by the dotted boxes in Figure 2 (a). The size and location of a sampling window together determine the measurement points included. Table 3 summarizes σ/μ with respect to the sampling window height and width. Given the yield of the full-size field, we normalize the delay variation of different field sizes to that of the full-size field, and calculate corresponding parametric yields. For instance, the number of standard deviations resulting in 90% yield is 1.645. The delay variation of the 400mm 2 full-size field of Foundry A is 2.995 as shown in Table 3 . Then, 3.126 of delay variation from 266.66mm 2 field is equivalent to 1.576 (= 1.645×(2.995/3.126)) of standard deviation, which gives 88.5% yield. Column 4 (resp. 5) of Table 3 shows the parametric yield assuming that the parametric yield of a full-size field is 90% (resp. 80%).
The parametric yield improves as window size decreases. Our second data set consists of measured I d,sat in a 45nm test chip from Foundry B. There are 17 measurement points in a 23×31mm 2 field, as shown in Figure 2 (b). We again calculate I d,sat variation while changing sampling window size. Table 4 summarizes σ/μ of I d,sat variation with respect to the sampling window height and width. We again assume that the yield of a full-size field is 90% (resp. 80%), then normalize delay variation of different field sizes to that of the full-size field, and calculate parametric yields. Finally, Figure 3 shows the relationship between parametric yield and field area, for both data sets. From linear regression, we obtain a parametric yield model with respect to the normalized field area F area . The obtained parametric yield model is reflected in the final cost model as a denominator to the lithography cost, assuming that more wafers will be processed as parametric yield decreases. The linear parametric yield model is
where α is 0.1296 (resp. 0.2657) when the yield of full-size mask is assumed as 90% (resp. 80%). Normalized field area to full size field (%) Figure 3 . Field size normalized to a full-size field in x-axis, versus parametric yield assuming 90% for full-size field in y-axis.
Overall Manufacturing Cost Comparison
Finally, the overall manufacturing cost considering parametric yield is calculated as
where n regen is the number of mask regenerations considering mask wearout. * Figure 4 shows overall manufacturing cost with respect to varying number of dies per field, as the number of wafers processed is increased. This comparison assumes 90% parametric yield for a full-size field. All values are normalized to the cost of processing 10 wafers with a 100×100mm 2 field. For Scenario 1 shown in Figure 4 (a), we can observe that below 100 wafers, fewer dies per field can have lower cost than the full-size field (i.e., 9 dies per field) case: up to 20 wafers, 2 dies per field has best cost; between 20 and 40 wafers, 4 dies per field has best cost; and between 50 wafers and 100 wafers, 6 dies per field has best cost. The benefit of small-size field (i.e., SLR) is reduced as lithography cost increases. This is seen in Figure 4 (b)-(c): for Scenario 2, the full-size field has best cost when more than 70 wafers are processed; and for Scenario 3, the full-size field has best cost when more than 10 wafers are processed.
RETICLE STRATEGIES FOR EUVL
In this section, we compare parametric yield due to EUVL mask defects for various reticle strategies.
Defect-Aware Parametric Yield Calculation
To calculate defect-aware parametric yield, we first randomly distribute defects on a mask blank. At the same time, we extract timing-critical regions from a design using signoff timing analysis and placement information. We then check whether any defect in a mask blank overlaps with any timing-critical region. The overlapping of defects and timing-critical regions varies with respect to the reticle strategy and the location of the field on a mask blank. We estimate measure the yield from Monte Carlo simulation.
Assumptions
We consider the following assumptions and scenarios to calculate defect-aware parametric yield. Defect density and distribution. Burns et al. 6 assume 10 to 55 defects per mask; Heuvel et al. 7 use a mask with 0.72 known defects/cm 2 in their experiments, and find around 200 defects from inspection. Early EUVL mask blanks contain thousands of defects. With steady improvements in blank generation, the detectable defect count, with first-generation mask-blank inspection tools limited to detecting 80nm defect size, is reduced to hundreds in 2007. However, the number of defects increases again by more than an order of magnitude when detectable defect size is reduced from 80nm to 50nm by advances in mask-blank inspection technology. 6 Among the detectable defects, defects that change feature size by more than 10% are regarded as critical defects in the ITRS. 1 Burns et al. 6 assume defect size of 146nm to 3,690nm in their defect-avoiding mask alignments, while the ITRS specifies that the critical defect size for EUVL masks is 41nm in 2009 and reduces to 16nm in 2024. 1 Our experiments focus on the substrate defects which are the majority (e.g., 75% in Rastegar et al. 9 ) of EUVL mask defects. These substrate defects are randomly placed in a typical 150mm×150mm mask blank. Our test design has 8mm×8mm area, and we assume that 16 (4×4) dies can be fit into the full-size reticle. The defect density in our experiments is summarized in Table 5 . Up to 2.222 defects/cm 2 in a mask blank in Table 5 may be realistic, but we also examine much larger defect densities to account for future inspection technology improvements and/or early stages of technology introduction. For a given defect density, we distribute the defects in two ways.
• Uniform random. The number of defects per mask blank is calculated from the given defect density, and defect location coordinates are determined by uniformly random number generation between 0 and mask blank size in x and y respectively.
• Decentered Gaussian. The number of defects per mask blank is calculated from the given defect density, and defect locations are sampled from a decentered Gaussian distribution. The decentered Gaussian distribution is composed of two Gaussian distributions: for x-(y-)coordinates, one mean is located at the left (bottom) boundary of the mask blank, and the other mean at the right (top) boundary of the mask blank. We take one-sixth of the mask blank width (height) as the sigma of the Gaussian distribution.
Defect and impact on circuit timing. Clifford et al. 10 show that square defects at the substrate with widths varying from 60nm to 90nm all result in around 50-60nm defect widths at the final multi-layer (ML) surface, and that defect heights can vary from 1.5nm to 5.5nm. Critical dimension (CD) varies mainly with the defect height at the top of the ML surface; Clifford et al. also propose a simple linear equation to calculate CD variation (ΔL) from the surface defect height as
Proc. of SPIE Vol. 8081 80810P-7 where h Sur f aceDe f ect is the defect height at the top of the ML surface, I NoDe f ect is the image intensity without defects, ImageSlope is the slope of the aerial image, and m De f ect and b De f ect are fitting parameters. Hence, different volume sizes of defects change heights of surface defects, and so result in different CD and circuit timing. Table 6 summarizes the defect heights assumed in our experiments, and their respective impacts on CD and timing. To calculate ΔL, we use Equation (2) with the same parameters used by Clifford et al. 10 † To quantify the impact on timing, we measure delay variation (ΔT ) from a nominal worst-case delay of a most frequently used cell (i.e., 2-input NAND gate) in our testcase with respect to transistor gate length, using a 45nm open-source design kit. 12 From the delay variation due to defects, we can estimate parametric yield. When a defect is located on a timing-critical cell whose slack is less than ΔT of the defect, the die will fail due to timing errors and be counted as a yield loss. ‡ Reticle strategies. We consider various reticle strategies as illustrated in Figure 5 . • CASE1: SLR-L • CASE2-A: MLR. Defects on every layer (i.e., region) have the same impact on timing • CASE2-B: MLR. Defects only on critical layers (e.g., poly) affect timing • CASE3-A: SLR-S. Mask location is selected randomly in a 2-D lattice of available locations in a mask blank • CASE3-B: SLR-S, with mask generated at the lowest defect-density region in a 2-D lattice of available locations in a mask blank • CASE4: SLR-S, with mask generated at the lowest defect-density region with no restriction in the location. CASE3-B maximizes the number of available masks per mask blank (e.g., 9 fields), but CASE4 may not. † The calculated ΔL from Equation (2) is divided by two in consideration of 50% of the defect area being covered by absorber. ‡ We ignore the fact that multiple defects on a timing path (i.e., the sum of timing variations from multiple defects) can cause a timing failure.
Intuitively, one can expect that CASE1 and CASE2-A should have the same yield when all layers have the same sensitivity to defects, since overall yield is a cumulative yield of all layers for both cases. CASE1 and CASE2-B should have the same yield when only one critical layer (e.g., poly) is sensitive to defects. In both cases, yield only depends on the yield of the critical layer. In addition, CASE2-B and CASE3-A should have the same yield, since both cases use the same region in the mask blank. Clearly, CASE4 will have better yield than CASE3-B, since CASE4 has no constraints for the location of the mask. CASE3-B will have better yield than CASE3-A, since CASE3-B can the region with lowest defect density out of nine available regions in a mask blank. Hence, assuming that only defects on critical layers have impact, there are four distinct cases; CASE1, CASE2-B, CASE3-B and CASE4.
Yield Calculation
We calculate timing-critical regions in a design from a signoff static timing analysis. We find a list of timing-critical cells whose timing slack is less than the timing variation due to defects (ΔT ), and obtain a list of bounding boxes of timingcritical cells from placement information (e.g., Design Exchange Format (DEF) 15 ). Using the timing-critical regions in a die and randomly-placed defect regions in a mask blank, we check whether any defect region overlaps with any timingcritical regions of dies in a field. If there is an overlap, the die is regarded as failed. This geometric manipulation reduces simulation time required to perform actual timing analysis with defect-induced linewidth variation.
We note that CASE4 shows zero yield loss with the reasonable defect densities that we assumed. Although CASE4 can have a yield loss with very high defect densities, the runtime for the overlap checking increases excessively. Hence, for CASE4, we calculate a lower bound for defect density which incurs a yield loss, instead of performing the overlap checking.
To calculate a lower bound of defect density, we define the following sets of regions.
• S C : set of timing-critical regions in a field. List of bounding boxes of timing-critical cells that would result in parametric failure when intersecting with defect locations.
• S F : set of forbidden regions in a mask blank where mask origin should not be located, to avoid overlap of defect regions with S C .
• S P : set of feasible regions in a mask blank where mask origin can be located with no overlaps between S F and S C . S P is calculated by subtracting S F from the bounding box of the entire mask blank. Figure 7 illustrates a simple example of the forbidden region calculation for a single point defect and a timing-critical cell. When a defect p is located at (p x , p y ) in a mask blank, and there is one timing-critical region r at (r x , r y ) with width of r w and height of r h , the mask origin should not be placed in the red region defined by the lower-left corner at (p x − r x − r w , p y − r y − r h ) and the upper-right corner at (p x − r x , p y − r y ) as shown in Figure 7 . If the mask origin is placed in the red region, timing-critical region r must be overlapped by the defect. § Figure 6 shows the procedure to calculate S F for a single defect. Each defect defines |S C | rectangular regions in S F , and we iterate the procedure for all defects in the mask blank to obtain S F .
With a pessimistic assumption that no forbidden regions due to different defects intersect each other, the area of S F , which is a union of all forbidden regions, is simply calculated as the area of S C multiplied by the number of defects. As the number of defects increases, the area of S F increases and the area of S P decreases. When the area of S F is equal to the area of the mask blank, the area of S P reaches zero and CASE4 must have a yield loss regardless of the choice of the mask location. Hence, the lower bound of the number of defects is calculated as Area(S P0 )/Area(S C ) where S P0 is the area of feasible region without defects. S P0 is calculated as (width f ield − width die ) × (height f ield − height die ). If the number of defects does not exceed the lower bound, then there must exist a nonempty subset of the feasible region within which a die can be located, and hence CASE4 has 100% yield.
EUVL Parametric Yield Comparison
We calculate parametric yield due to EUVL defects for a given number of mask sets, i.e., 1,000 sets. We furthermore evaluate the parametric yield sensitivity to defect parameters, such as defect density d, defect height h, defect influence distance r, and defect distribution method m. region f (x 1 , y 1 , x 2 , y 2 ) by Figure 6 . Procedure to calculate forbidden regions due to a single defect. Defect density versus parametric yield. Our first experiment compares the parametric yield changes due to defect density. For this experiment, other parameters are fixed in a reasonable ranges. Defect height is assumed as 4nm and defect influence distance is assumed as 30nm in wafer (120nm in reticle), which is 2× a typical FWHM reported by Clifford et al. 10 Defects are assumed to have a uniform random distribution. Figure 8 compares parametric yields of various reticle strategies. CASE2-B has the worst yield, since it assumes that a possible problematic mask for a critical layer in MLR is used for all dies. CASE1 has better yield than CASE2-B, but still has lower yield than other two cases, since several of the dies in a field can be affected by defects. CASE4 shows perfect yield, since there is large flexibility to place a critical layer on a mask blank avoiding defects, ¶ and CASE3 shows the second best yield. While the yield trends are clear, we note that the differences between cases are not significant in the range of reasonable defect densities.
Defect height versus parametric yield. Our second experiment assesses parametric yield changes due to defect height. Since defect height determines the CD variation, timing impact and hence the timing-critical area in a design (i.e., S C ) are affected. For this experiment, defect density is fixed at a reasonable range, i.e., 0.444-2.222 defects/cm 2 , defect influence distance is assumed as 30nm, and defects are assumed to have a uniform random distribution. Figure 9 compares parametric yields of various reticle strategies. We observe that parametric yield is not significantly changed due to the defect height. The reason is that the timing-critical region is relatively small compared to the entire field area, and this swamps even the assumption of a pessimistic defect height, e.g., 8nm.
Defect influence distance versus parametric yield. Our third experiment assesses parametric yield impact of the defect influence distance. We examine zero influence defect distance (i.e., point defect), a reasonable influence distance (i.e., 2× typical FWHM), and a very large influence distance (i.e., 1,000nm in reticle (250nm in wafer)), with 4nm defect height and uniform defect distribution. Figure 10 compares parametric yields for various reticle strategies. We see that the yield sensitivity to defect influence distance is negligibly small. For 0 and 120nm distance, there is almost no difference. With larger defect influence, i.e., 1,000nm in reticle, yield is reduced, but the yield loss is still insignificant. This again may be attributed to the relatively small timing-critical region in a design.
Defect distribution versus parametric yield. Finally, Figure 11 assesses the yield difference between uniform and decentered-Gaussian defect distributions. CASE4 still shows perfect yield. In addition, CASE3-B with decentered Gaussian distribution has also shows perfect yield, since the center dies in 16 possible locations have low defect probability due to the construction of the decentered Gaussian distribution. However, the worst case of CASE2-B, where field location is chosen along the boundary of the mask blank, shows a sharp yield loss. Except for CASE2-B, yield with the decentered Gaussian defect distribution is higher than yield with the uniform defect distribution. 
Significance of EUVL Defectivity
From the experiments, our observations are summarized as follows.
• As defect density increases, parametric yield decreases.
• As defect height increases, parametric yield decreases.
• As defect influence distance increases, parametric yield decreases.
• Decentered Gaussian random distribution assumption even reduce the parametric yield loss. Especially, when we are looking for a best location for critical layer to be placed in a mask blank, it allows lower defects density near the center of the mask blank.
These observations are fairly intuitive, and they support the notion that defect should be accurately identified and cleaned as much as possible to mitigate potential defect-induced parametric yield loss. Interestingly, however, our studies indicate that the parametric yield loss due to mask blank defects may not be as significant as has been recently thought by most EUVL researchers. The main reason is that in typical designs the timing-critical region that can be affected by mask blank defects is quite small relative to the entire design area. Table 7 shows the relative size of the timing-critical region of several real designs implemented in 65nm and 45nm technologies. (In the table, the testcase used for yield calculation is based on an MPEG2 core.) Hence, as long as the relative size of the timing-critical region does not increase significantly, mask blank defectivity may not be the most critical issue for near-term EUVL adoption, and more concerns and efforts can be devoted to other technical hurdles for EUVL.
distance may not be overly pessimistic. 
CONCLUSION
We have provided new yield-aware mask strategies to mitigate emerging variability and defectivity challenges. Our study has analyzed CD variability with respect to reticle size, and quantified its impact on parametric yield. We have also integrated parametric yield depending on field size with a cost model that incorporates mask, wafer, and processing cost considering throughput, yield, and manufacturing volume. This enables assessment of various reticle strategies (e.g., single layer reticle (SLR), multiple layer reticle (MLR), and small and large size) considering field-size dependent parametric yield. Another aspect of our study addresses defect-induced parametric yield in EUVL, where we assess the sensitivity of parametric yield to several defect parameters, i.e., defect density, height, distribution and influence distance. We then compare parametric yields of various reticle strategies. Our study confirms a clear cost benefit from use of small-field rather than traditional full-field reticles when the volume size is small. Furthermore, our study shows that small-size field in EUVL can have significantly higher parametric yield in light of EUVL mask blank defectivity. Our ongoing work seeks to update the cost model for future technologies with various mask and patterning technologies (DPL, EUVL, imprint, etc.), and include more data for various design types (SoC, MPU, ASIC, etc.) and design sizes in order to derive realistic design-dependent defectivity requirements.
